Rethinking Computing Fundamentals


New compute architectures—not just new chips—are becoming a common theme in Silicon Valley these days. The whole semiconductor industry is racing to find the fastest, cheapest, lowest-power approach to processing. The drivers of this shift are well documented. Moore's Law is slowing down, in part because it's becoming more difficult to route signals across an SoC at the latest process no... » read more

Computer Vision Powers Startups, Bleeding Edge Processes


You can’t turn around these days without walking into a convolutional neural network…..oh wait, maybe not yet, but sometime in the not-too-distant future, we’ll be riding in vehicles controlled by them. While not a new concept, CNNs are finally making the big time, as evidenced by a significant upswell in startup activity, tracked by Chris Rowen, CEO of Cognite Ventures. According to h... » read more

I Say ‘High’ [Performance], You Say ‘Low’ [Power]


“…You say ‘why’, and I say ‘I don’t know…’” Actually, I do know. Everybody loves a high-performance product. Even just hearing that a product is high-performance sets higher expectations than if the product is simply described as “fast” or “powerful.” When it comes to SoC design, “high-performance” refers to a set of designs that run at very high clock freque... » read more

Enabling Higher System Performance With NVDIMM-N


The shift from the traditional enterprise data center to the cloud is driving an insatiable demand for increased bandwidth and lower latencies. This is fundamentally reshaping traditional memory, storage, network and computing architectures. Although the semiconductor industry has been innovating to meet the needs of these new architectures, it continues to grapple with a waning Moore’s Law t... » read more

UPF Power Domains And Boundaries


The Universal Power Format (UPF) plays a central role in mitigating dynamic and static power in the battle for low-power in advanced process technology. A higher process node is definitely attractive as more functionality integration is possible in a smaller die area at a lower cost. However, in reality, this comes at the cost of exponentially increasing leakage power. This is because the minim... » read more

System Design Considerations For Embedded Heterogeneous Multiprocessing (HMP)


Heterogeneous multiprocessor (HMP) systems, using functionally asymmetric compute elements, such as application processors and microcontrollers integrated within the same SoCs, are now used extensively across a wide range of applications. These SoCs are used in smart, connected devices to transform the way we live – at home, in the car, and in our cities – with even more intelligence, speed... » read more

Enabling UHD Or 4K Resolution Displays Using Data Stream Compression


Displays delivering quad HD or 4K resolutions at faster frame rates and support for RGB formats are becoming prevalent in high-end smartphones, automotive infotainment systems, and mixed reality (AR/VR) devices. For this reason, designers need a protocol that enables visually lossless compression over display interfaces like MIPI Display Serial interface (DSI). The Video Electronics Standard... » read more

Performance To The People


Ever since the IoT became a household term, the almost universal concept was that extremely low-power, simplistic devices would rule the edge. They would collect data, send it to the cloud, and the cloud would send back useful information. That's a great marketing concept for gateways and cloud services, but it's not scalable. Consumers don't just want to know when their heartbeat is irregul... » read more

Who’s Responsible For Transistor Aging Models?


While there are a number of ways to go about reliability and transistor aging analysis, it is all in large part dependent on fabs and foundries to provide the aging models. The situation is also not entirely clear in the semiconductor ecosystem because the classic over-the-wall mentality between design and manufacturing still exists. And unfortunately this wall is bi-directional. Not onl... » read more

Estimating Power And Performing Optimization


Power analysis and optimization have gained importance over the last few years. During this time it has become obvious how critical it is to use realistic payloads to accurately estimate power and perform optimization tasks. Designers have a range of different objectives and concerns when it comes to power. On one side, a team wants to ensure that the average power of their chip is low enough t... » read more

← Older posts