The 5G Design Dilemma


Nothing says low power and high performance like an emerging wireless standard that promises to increase link bandwidth, latency, and overall capacity by orders of magnitude while also reducing power. That emerging standard, of course, is 5G. With the number of devices that are projected to use 5G, it’s no surprise that 5G is a strategic initiative for many companies. This explains why des... » read more

High Performance, Low Power, And Test: DFT’s Impact On System PPA And Safety


Back in the day, test was an afterthought in system design and implementation. It was a separate task that could be added to the end of a project schedule—essentially, a checkbox before sending a design for manufacture or during product qualification. Nowadays, test is no longer an afterthought, and we’ll see it continue to grow in importance. Safety-critical semiconductor applications h... » read more

Expanding Ecosystem Drives Automotive Semiconductor Gold Rush


Semiconductor chips designed to support automotive applications have been around for more than 40 years, a very long time in the technology business. These chips have been developed by semiconductor integrated device manufacturers (IDMs), who control every step of the design, manufacturing, test, qualification, reliability and quality aspects of these automotive chips. On top of that, special s... » read more

I Say ‘High’ [Performance], You Say ‘Low’ [Power]


“…You say ‘why’, and I say ‘I don’t know…’” Actually, I do know. Everybody loves a high-performance product. Even just hearing that a product is high-performance sets higher expectations than if the product is simply described as “fast” or “powerful.” When it comes to SoC design, “high-performance” refers to a set of designs that run at very high clock freque... » read more

What Does “Low Power Optimization” Mean To You?


As I was researching some new low power capabilities, I asked this question of nearly every designer I met: “How important is low power optimization?” It turns out that it’s a pretty useless question because of course it’s important to just about everyone. After all, reducing power improves reliability and reduces design costs. And for chips destined for certain applications, such as mo... » read more

The Efficiency Problem


Part one of this report addressed the efficiency problem in neural networks. This segment addresses efficiencies in training, quantization, and optimizing the network and the hardware. Minimize the Bits (CNN Advanced Quantization) Training a CNN involves assigning weight vectors to certain results, and applying adaptive filters to those results to determine the positives, false positives, a... » read more

The Efficiency Problem


The field of automotive automation has been the driver – so to speak – of the next leap of innovation in the field of transportation. Car architectures are being re-engineered to take advantage of incredible leaps in automation, using more powerful processors that process more data than ever before. The recent focus on autonomous automobile technology could be due to the ongoing drop in ... » read more

Multiple Dimensions Of Low-Power Verification With Portable Stimulus


There is little doubt that designing for low power is one of the biggest challenges for today’s system-on-chip (SoC) devices. The need to minimize power consumption is clear for the vast array of portable electronic devices that we use every day. Consumers expect most of their gadgets to last multiple days before they require recharging, and low-power design is the key to extending battery li... » read more

Verification Of Low-Power Designs With Portable Stimulus


In a recent blog post, Steve Carlson talked about the use of software-driven tests to support concurrent power and performance analysis. Generation of software-driven tests is one of the key technologies that will be enabled by the upcoming standard from Accellera's Portable Stimulus Working Group (PSWG). Portable stimulus spans functional verification as well as performance validation, so PSWG... » read more

What’s The Real Benefit Of High-Level Synthesis?


Once upon a time, “behavioral synthesis,” the precursor to high-level synthesis, hung its hat on design productivity as its sole value. By that, I mean, if a behavioral synthesis tool provides a high enough productivity benefit, designers or design managers will boil the ocean to move to it. There was little methodology around it. In fact, even the design entry language was unfamiliar. Yes,... » read more

← Older posts