Knowledge Center

Knowledge Center

Gate-Level Power Optimizations

Power reduction techniques available at the gate level.
popularity

Description

Logic resizing (transistor resizing): Upsizing improves slew times, reducing dynamic current. Downsizing reduces leakage current. To be effective, sizing operations must include accurate switching information.

Transition rate buffering: Buffer manipulation reduces dynamic power by minimizing switching times.

Pin swapping: By swapping gate pins, switching occurs at gates/pins with lower capacitive loads.


Advertise Here
Advertise your products or services directly

Advertise Here
Advertise your products or services directly

ADVERTISEMENT

Suggestions?

We want to hear from you. If you have any comments or suggestions about this page, please send us your feedback.