Better Code With RTL Linting And CDC Verification


Automated design rule checking, or linting, has been around in RTL verification for at least a couple decades, yet still many HDL designers completely ignore this simple yet very powerful bug hunting method. Why would a busy designer need to run this annoying warning generator? The hostility against using conventional linting tools is often explained by the enormous amount of output noise, limi... » read more

Fault Simulation Reborn


Fault simulation, one of the oldest tools in the EDA industry toolbox, is receiving a serious facelift after it almost faded from existence. In the early days, fault simulation was used to grade the quality of manufacturing test vectors. That task was replaced almost entirely by [getkc id="173" comment="scan test"] and automatic test pattern generation (ATPG). Today, functional safety is cau... » read more

Bidding War On H-1B Visas?


Good help is hard to find. It's about to get harder—and more expensive. The U.S. tech industry's solution until now has been to leverage expertise from around the world, drawing top graduates and entry-level professionals under the H-1B visa program. Last year, there were 85,000 H-1B visas issued, of which 20,000 are required to hold a U.S. master's degree or higher. There are some exce... » read more

2017: Tool And Methodology Shifts


As the markets for semiconductor products evolve, so do the tools that enable automation, optimization and verification. While tools rarely go away, they do bend like plants toward light. Today, it is no longer the mobile phone industry that is defining the direction, but automotive and the Internet of Things (IoT). Both of these markets have very different requirements and each creates their o... » read more

Changing Direction In Chip Design


Andrzej Strojwas, chief technologist at PDF Solutions and professor of electrical and computer engineering at Carnegie Mellon University—and the winner of this year's Phil Kaufman Award for distinguished contributions to EDA—sat down with Semiconductor Engineering to talk about device scaling, why the semiconductor industry will begin to fragment around new architectures and packaging, and ... » read more

Power Management Vs. State Machines


In the last several years, contemporary SoCs (systems-on-a-chip) have become very complex silicon solutions. They now consist of hundreds of millions of gates, 100 or more discrete Semiconductor Intellectual Property (SIP) blocks, high-speed data channels, megabytes of volatile and non-volatile embedded memory, increasing amounts of analog/mixed signal functionality, multiple CPU cores and mult... » read more

Choosing Power-Saving Techniques


Engineers have come up with a long list of ways to save power in chip and system designs, but there are few rules to determine which approaches work best for any given design. There is widespread confusion about what techniques should be used where, which IP or subsystem is best, and how everything should be packaged together. The choices include everything from the proper level of clock and... » read more

The Power And Limits Of Money


[getperson id="11694" p_name="Wally Rhines"], CEO of [getentity id="22017" e_name="Mentor Graphics"], sat down with Semiconductor Engineering to discuss how semiconductor engineering teams make their dollars work even when budgets are limited. The issue is as important as ever, given the industry's unrelenting margin and cost pressure and the growing competition for top talent. What follows are... » read more

Era Of 3D Printing Begins


3D printing has always been an interesting side technology. It's now about to become a mainstream technology. Until recently, the majority of applications for this technology have been limited for several reasons. First, there simply isn't enough history to bet the bank on commercial manufacturing using 3D printers. The initial patent for fused deposition modeling was issued in 1986, but ... » read more

EDA, IP Up 7%


EDA and IP growth increased to $2.094 billion in Q3, a 7% gain over the $1.958 billion reported for the same period in 2015, according to just released data from the Electronic System Design Alliance Market Statistics Service. All geographic regions reported growth last quarter. So did computer-aided engineering, the largest single category, which grew 5.0% to $666.7 million in Q3, up from $... » read more

← Older posts