By Ed Sperling
Signoff has always been a challenge at every stage of an SoC design flow. No matter how good a design looks, or how well a prototype works, there are still problems that can crop up at any stage of the design flow all the way into manufacturing that can leave engineering teams shaking their heads.
Even at mainstream process nodes, respins are common. At advanced nodes—part... » read more