tag: lifecycle management

Silicon Lifecycle Management: Actionable Silicon Insights Through Intelligent Measurement And Analysis
By Synopsys - 07 Jun, 2022 - Comments: 0

Semiconductors have always been challenging to develop, with many waves of innovation in electronic design automation (EDA) tools and fabrication technologies barely keeping ahead of ever-growing design size and sophistication. Once again, the industry has reached a tipping point. The combination of increasing chip and system complexity, coupled with higher expectations for product performance ... » read more

Where And When End-to-End Analytics Works
By Anne Meixner - 10 May, 2022 - Comments: 0

With data exploding across all manufacturing steps, the promise of leveraging it from fab to field is beginning to pay off. Engineers are beginning to connect device data across manufacturing and test steps, making it possible to more easily achieve yield and quality goals at lower cost. The key is knowing which process knob will increase yield, which failures can be detected earlier, and wh... » read more

Securing The IoT Begins With Zero-Touch Provisioning At Scale
By Infineon - 04 Aug, 2021 - Comments: 0

The path to secured IoT deployments starts with a hardware root-of-trust at the device level, a simple concept that belies the complexity of managing a chain of trust that extends from every edge device to the core of the network. The solution to this management challenge, based on a coordinated effort of domain experts, is a zero touch “chip-to-cloud” provisioning service for certificates-... » read more

Why Improving Auto Chip Reliability Is So Hard
By Susan Rambo - 09 Feb, 2021 - Comments: 1

Tools and ecosystems that focus on reliability and the long-term health of chips are starting to coalesce for the automotive electronics industry. Data gleaned from a chip’s lifecycle — design, verification, test, manufacturing, and in-field operation — will become key to achieving the longevity, reliability, functional safety, and security of newer generations of automobiles. Having s... » read more

Performance and Power Tradeoffs At 7/5nm
By Ed Sperling - 27 Oct, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss power optimization with Oliver King, CTO at Moortec; João Geada, chief technologist at Ansys; Dino Toffolon, senior vice president of engineering at Synopsys; Bryan Bowyer, director of engineering at Mentor, a Siemens Business; Kiran Burli, senior director of marketing for Arm's Physical Design Group; Kam Kittrell, senior product management group d... » read more

Making Chips To Last Their Expected Lifetimes
By Ed Sperling - 21 Oct, 2020 - Comments: 1

Chips are supposed to last their lifetime, but that expectation varies greatly depending upon the end market, whether the device is used for safety- or mission-critical applications, and even whether it can be easily replaced or remotely fixed. It also depends on how those chips are used, whether they are an essential part of a complex system, and whether the cost of continual monitoring and... » read more

Week In Review: Design, Low Power
By Jesse Allen - 16 Oct, 2020 - Comments: 0

Tools & IP Cadence debuted System-Level Verification IP (System VIP), a suite of tools and libraries for automating SoC testbench assembly, bus and CPU traffic generation, cache-coherency validation, and system performance bottleneck analysis. Tests created using the System VIP solution are portable across Cadence simulation, emulation and prototyping engines and can also be extended to po... » read more

Reliability Over Time And Space
By Ed Sperling - 13 Oct, 2020 - Comments: 0

The demand for known good die is well understood as multi-chip packages are used in safety-critical and mission-critical applications, but that alone isn't sufficient. As chips are swapped in and out of packages to customize them for specific applications, it will be the entire module that needs to be verified, simulated and tested, and analyzed. This is more complicated than it sounds for s... » read more

From Design To Deployment: How Silicon Lifecycle Management Optimizes The Entire IC Life Span
By Steve Pateras - 13 Oct, 2020 - Comments: 0

The beginning of the IC journey gets most of the attention in the semiconductor world – the challenges of design, test and manufacturing. But the reality is the entire lifecycle of a chip needs attention, requiring ways to ensure a chip’s intended and ongoing operation, especially in ever-changing operating environments where chips ultimately reside. The growing complexity of today’s e... » read more

IGBT Power Cycling And Lifetime Testing
By Mathew Clark - 15 Jan, 2015 - Comments: 0

I have never been very good at introducing topics. During my presentations, I either jump directly into the subject matter, or start with a joke. My mom always said I could be a stand-up comedian. I prefer to sit. Oddly, that led me to becoming an engineer. And while this introduction does not lead me any closer to my actual topic, I presume some people rolled their eyes back and crossed their ... » read more

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy