Reducing Noise Issues In Microcontroller Systems: Part 1


In my ideal digital world, of which I often dream, signal voltage margins are always positive, signal timing margins are always positive, power supply voltages are always within the operating voltage range, and our environment is completely benign. Unfortunately, none of us live in this ideal world, no matter how much I would like to. The real world is dirty and noisy, and the power distribu... » read more

Object Detection CNN Suitable For Edge Processors With Limited Memory


A technical paper titled “TinyissimoYOLO: A Quantized, Low-Memory Footprint, TinyML Object Detection Network for Low Power Microcontrollers” was published by researchers at ETH Zurich. Abstract: "This paper introduces a highly flexible, quantized, memory-efficient, and ultra-lightweight object detection network, called TinyissimoYOLO. It aims to enable object detection on microcontrol... » read more

EPFL’s Open Source Single-Core RISC-V Microcontroller for Edge Computing


A new technical paper titled "X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller" was published by researchers at Ecole Polytechnique Fédérale de Lausanne (EPFL). Abstract: "In this work, we present eXtendible Heterogeneous Energy-Efficient Platform (X-HEEP), a configurable and extendible single-core RISC-V-based ultra-low-power microcontroller. X-HEEP can be used ... » read more

Automotive MCUs: Digital Twin of the LBIST Functionality


A new technical paper titled "A Novel LBIST Signature Computation Method for Automotive Microcontrollers using a Digital Twin" was written by researchers at Infineon Technologies, University of Bremen, and DFKI GmbH. Abstract "LBIST has been proven to be an effective measure for reaching functional safety goals for automotive microcontrollers. Due to a large variety of recent innovative fea... » read more

Training a ML model On An Intelligent Edge Device Using Less Than 256KB Memory


A new technical paper titled "On-Device Training Under 256KB Memory" was published by researchers at MIT and MIT-IBM Watson AI Lab. “Our study enables IoT devices to not only perform inference but also continuously update the AI models to newly collected data, paving the way for lifelong on-device learning. The low resource utilization makes deep learning more accessible and can have a bro... » read more

Integrate FPGAs For A Customizable MCU


MCUs come in a broad range of flavors, meaning you can pick the best one for the application with the right performance, feature set, peripherals, memory, and software programmability. So, then, why do many systems also use FPGAs next to the MCUs? Usually, it’s because there’s not a “perfect” MCU for their application. MCUs by definition are built to be generic for a wide variety of app... » read more

MPU Vs. MCU


There was a time when microprocessors and microcontrollers were distinct devices. There was never a question as to which one you were dealing with. But changes in the memory architecture have muddied the distinction in modern devices. There are a number of ways in which microprocessors and microcontrollers could possibly be differentiated. But there is no universal agreement as to how that s... » read more

What Happened To Execute-in-Place?


Executing code directly from non-volatile memory, where it is stored, greatly simplifies compute architectures — especially for simple embedded devices like microcontrollers (MCUs). However, the divergence of memory and logic processes has made that nearly impossible today. The term “execute-in-place,” or ”XIP,” originated with the embedded NOR memory in MCUs that made XIP viable. ... » read more

Week In Review: Design, Low Power


Processors Arm rolled out a micro neural processing unit that, when combined with its newest microcontroller, can increase machine learning performance by up to 480 times. The company is aiming the MCU and co-processor across a wide swath of applications. Worth noting is that Arm calls its Cortex-M55 an AI-capable processor, rather than a microcontroller, as the lines between the various proce... » read more

Week In Review: Design, Low Power


Everspin and Seagate inked a patent cross-licensing agreement, including the assignment and licensing of MRAM patents from Seagate to Everspin as well as licensing of specific Tunneling Magnetoresistance (TMR) patents from Everspin to Seagate, which will be used in HDD read/write head technology. Subaru utilized ANSYS' SCADE suite for critical control systems to design and validate embedded ... » read more

← Older posts