AI: The Next Big Thing

The next big thing isn't actually a thing. It's a set of finely tuned statistical models. But developing, optimizing and utilizing those models, which collectively fit under the umbrella of artificial intelligence, will require some of the most advanced semiconductors ever developed. The demand for artificial intelligence is almost ubiquitous. As with all "next big things," it is a horizonta... » read more

Power/Performance Bits: Mar. 6

Neural network chip Neural networks are both slow and consume a lot of power. This made researchers at MIT examine the important aspects of the nodes within a neural network and to see how each part of the computation could be improved. The outcome was a dedicated chip that increases the speed of neural-network computations by three to seven times over its predecessors, while reducing power c... » read more

Verification Of Functional Safety

The automotive industry is grappling with a tradeoff between cost and safety. Safety is well understood in industries that are cost-insensitive, such as aerospace and medical, and the consumer industry has a long track record of driving down costs while increasing functionality. But can these two industries be brought together in a safe and effective manner to enable automobiles to achieve the ... » read more

System Bits: Feb. 13

Enabling individual manufacturing apps Researchers at the Fraunhofer Institute for Computer Graphics Research IGD focused on Industrie 4.0 recognize that manufacturing is turning toward batch sizes of one and individualized production in what is sometimes referred to as ‘highly customized mass production.’ [caption id="attachment_24131609" align="aligncenter" width="300"] The scanning ... » read more

Not All Ops Are Created Equal

Efficient and compact neural network models are essential for enabling the deployment on mobile and embedded devices. In this work, we point out that typical design metrics for gauging the efficiency of neural network architectures – total number of operations and parameters – are not sufficient. These metrics may not accurately correlate with the actual deployment metrics such as energy an... » read more

Blog Review: Jan. 24

Mentor's Rich Edelman shares some tips for debugging complex UVM testbenches containing multiple agents, multiple checkers, and new HDL. Synopsys' Prasad Subudhi K. S. explains the PCIe PIPE 4.4.1 specification and the major improvements since 4.3, including better optimization in data flow and ultra-low power operations. Cadence's Paul McLellan steps back to before the Meltdown and Spect... » read more

Blog Review: Jan. 17

Mentor's Puneet Sinha identifies the key challenges, along with cost reduction and optimization opportunities, that come with using electric powertrains in autonomous vehicles. Synopsys' Robert Vamosi examines the impact of limited cellular networks on autonomous cars, and new communications protocols that could address coverage gaps. Cadence's Paul McLellan listens in as Lucian Shifren o... » read more

Machine Learning’s Growing Divide

[getkc id="305" kc_name="Machine learning"] is one of the hottest areas of development, but most of the attention so far has focused on the cloud, algorithms and GPUs. For the semiconductor industry, the real opportunity is in optimizing and packaging solutions into usable forms, such as within the automotive industry or for battery-operated consumer or [getkc id="76" kc_name="IoT"] products. ... » read more

The Future Of AI Is In Materials

I had the pleasure of hosting an eye-opening presentation and Q&A with Dr. Jeff Welser of IBM at a recent Applied Materials technical event in San Francisco. Dr. Welser is Vice President and Director of IBM Research's Almaden lab in San Jose. He made the case that the future of hardware is AI. At Applied Materials we believe that advanced materials engineering holds the keys to unlocking... » read more

The Week In Review: Design

Altium released the latest version of its PCB design suite. Improvements include a new interface and an upgrade to 64-bit architecture combined with multi-threaded task optimizations. Other additions include a new BoM rule checker and length tuning and pin-swapping in the user-guided routing engine. Creonic announced a new line of IP for 5G forward error correction. The product line covers t... » read more

← Older posts