September 2013 - Page 2 of 9 - Semiconductor Engineering


The Rest Is History


I recently fielded some questions on the evolution of Electronic System Level design. The questions started me thinking about how ESL is being applied today and what effect some of the historical assumptions might be having on ESL’s perceived use cases. It’s interesting that we are at a point to consider historical assumptions about ESL. Looking it up, Wikipedia claims that the term ESL ... » read more

Buying And Selling EDA Companies


By Ed Sperling Buying companies is the easy part. Integrating them is the hard part. It’s also the point where most acquisitions that go awry actually run into problems. There are widely different strategies for how to accomplish integration. Sometimes they work, other times they don’t. And sometimes both companies are surprised by the outcome—for better or worse. “Either you thi... » read more

Experts At The Table: How To Improve IP Quality


By Ann Steffora Mutschler Semiconductor Engineering sat down to discuss the best ways to improve the quality of design IP with Piyush Sancheti, vice president of product marketing at Atrenta; Chris Rowen, Cadence Fellow and former CTO at Tensilica; Gene Matter, senior applications manager at Docea Power; Warren Savage, president and CEO of IPextreme; and Dan Kochpatcharin, deputy director of I... » read more

Established Nodes White Paper


A look at advanced place and route design for established process nodes. To download this white paper, click here. » read more

New Architectures Redefining The Data Center


By Ed Sperling The cost of powering and cooling data centers, coupled with a better understanding of how enterprise-level applications can utilize hardware more effectively, are spawning a new wave of changes inside of data centers. Data centers are always evolving, but in this sector that evolution is deliberate and sometimes painstakingly slow. In fact, each major shift tends to last a de... » read more

More Rigor, Please


By Ann Steffora Mutschler Semiconductor companies are embracing a single-platform strategy for their SoC designs, but sifting through the options can be quite a feat. While not wildly different from the traditional derivative approach, a single-platform strategy can mean different things to different companies. Sometimes it refers to a platform that is already successful in one application ... » read more

Experts At The Table: Debug


By Ed Sperling Semiconductor Engineering sat down with Galen Blake, senior verification engineer at Altera; Warren Stapleton, senior fellow at Advanced Micro Devices; Stephen Bailey, director of solutions marketing at Mentor Graphics; Michael Sanie, senior director of verification marketing at Synopsys. What follows are excerpts of that conversation. SE: What are the big issues with debug? ... » read more

More Test Needed For Integrated IP


By Ann Steffora Mutschler As the use and reuse of design IPs and cores has reached approximately 70% of the content of an SoC, the need for both pre- and post-silicon test has increased. On the pre-silicon side, test comes in the form of verification IP. Driving the addition of more strenuous test approaches on this side is a combination of forces that impact design, noted Tom Hackett, prod... » read more

What Can Go Wrong?


It’s no surprise that most corporate system-on-chip (SoC) design teams are dispersed throughout the world, with different functional teams often located in different countries and continents. For example, we have many customers whose SoC architecture is defined in the United States, but subsystems such as graphics and signal processing are designed elsewhere. Companies choose this approach in... » read more

What Type of Insurance Do You Have?


With the software development effort now accounting for roughly half of the overall SoC development cost, any delay on the software availability side can have a big impact on the SoC availability. As one engineer of a major semiconductor vendor expressed to me: “The SoC hardware is typically only available a couple of weeks before we want to announce and demonstrate it at a major show like CE... » read more

← Older posts Newer posts →