The Design Verification Engineer will be responsible for pre-silicon RTL verification of block and top level designs. With deep understanding of architecture and meticulous attention to details, you will interact with all disciplines to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.

Key Qualifications
Verification experience.
Expertise in HVL and HDL (SystemVerilog, Verilog).
Advanced knowledge of HVL methodology (UVM/OVM/VMM).
Solid verification skills in problem solving, constrained random testing, and debugging.
Knowledge of industry standard interfaces.
Experience writing scripts in languages such as Perl or Python a plus.
Programming experience in C/C++/assembly a plus.
Experience defining coverage space and writing coverage model a plus.
Experience with SystemVerilog Assertion (SVA) a plus.
Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.
Experience with formal verification tool (JasperGold or others) is not required, but will be a huge plus.

Description
Understand details of microarchitecture, and build block / chip level testbench using best-in-class verification methodology. Create verification plan from specification and in coordination with architects. Generate directed and ingenuous constrained random tests. Create/analyze coverage model, and enhance testbench/test to increase coverage. Build automated flows for block and chip level verification. Debug failures, manage bug tracking, and close coverage. Hold detailed verification reviews and set standard for coding quality. Work closely with team members to improve methodology and flow.

Education & Experience
MSEE and beyond preferred

Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.