Website
Arteris IP

Silicon-proven Network-on-Chip (NoC) interconnect IP

Do you want to contribute to the backbone of some of the world’s most popular SoCs?

You will work with an expert team to support and deploy coherent and non-coherent interconnect solutions for some of the world’s most sophisticated mobile, telecom, automotive and consumer SoC designs. Using your background in System design, SoC architecture and RTL, and your enthusiasm for technology, you will influence and support some of the most interesting and advanced customers in the semiconductor industry. Your coworkers will be an experienced team of application engineers who are passionate about their job, excellent problem solvers and results-driven.

Skills and Experience:

Required:

You are the kind of person who brings your intelligence, motivation, enthusiasm and sense of humor to the office and the field
You have more than 5 years of relevant front-end digital ASIC design experience, from RTL to synthesis
You have working knowledge of SoC architecture, including CPU integration, DDR, optimization techniques to achieve power, performance and area goals
You are motivated to train and educate others and help them solve complex problems
You have good presentation and organizational skills
You are a team player who can take the initiative and lead
Optional:

Knowledge of UVM
Knowledge of SystemC and TLM
Familiarity with the ARM ecosystem (CPU, interfaces, fabrics)
Familiarity with cache coherency