中文 English

Synopsys

Synopsys’ growing IP business requires a digital verification engineer to verify digital designs using SystemVerilog in a VCS and Verdi environment and will assist in developing a verification framework for Synopsys’ memory interfaces.

 

For additional details and most recent updates, hit “Apply for job”