中文 English

Synopsys

Seeking a highly motivated person, with expertise in IC design and physical implementation for a group with growth opportunities.
Responsibilities include floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, signal integrity, physical verification, and DFM. The person will contribute both on the implementation side as well as flow development for advanced technology nodes

 

For additional details and most recent updates, hit “Apply for job”