中文 English

Cadence

We are looking for all levels of design Verification experience at IP, subsystem, and SOC levels. Must possess excellent debug skills and have experience in developing System Verilog/UVM based testbenches and/or formal property based verification.  Should have worked on time-bounded projects leading to Si realization.

For additional details and most recent updates, hit “Apply for job”