中文 English

Cadence

The Cadence SerDes IP team is looking to hire outstanding Analog Layout engineers on cutting edge FinFET technologies

 

You don’t want to miss this opportunity if you are passionate about working on High Speed Analog and Mixed-Signal SerDes IP for Tier-1 customers.

Hands on layout experience in various analog IP like Opamps, Bandgaps, Dataconverters, LDO and PLL etc.

For additional details and most recent updates, hit “Apply for job”