Cadence
Hands on experience in relevant domain
· Good understanding of ASIC logic verification concepts and techniques.
· Ability to architect complex module / sub system / Full chip test benches and build verification infrastructure.
· Very good knowledge of Verilog/System Verilog and UVM.
For more & updated details, hit “Apply for job”
