Website
Cadence

Responsibilities :

Lead high speed IP (DPHY, USB3, PCIE etc)  development. Would be required to lead/mentor a small team of engineers towards a successful IP delivery. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions etc. Travel would be required.

For more details, hit “Apply for job”