Cadence

Position Description:

RTL Design Engineer for DDR Memory Controller IP development team.
Position is based in Bangalore.
The role would include design and support of the RTL of the DDR Memory Controller solution of Cadence. All leading DDR memory protocols will be supported – including DDR4/LPDDR4.
The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.

For more & updated details, hit “Apply for job”