Website
Cadence

The Lead Analog IC Design Engineer will be involved in design and characterization of analog circuits, including but not limited to the following tasks:

Implement and simulate SerDes, AFE and IO circuits
Document the circuit implementation and simulation results
Present circuit performances in internal design review meetings
Characterize circuit performance and post-process lab data
Position Requirements:

Minimum Electrical engineering baccalaureate degree
Master degree in analog microelectronics and 3 years of experience, or equivalent
Excellent problem solving skills, analog aptitude, good communication skills, and ability to work cooperatively in a team environment
Proficient design experience in some of the following SerDes circuit blocks: Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; Bias and Bandgap; and Voltage Regulators
Canadian Citizen or permanent resident
Proficiency in using CAD tools for circuit simulation, layout, and physical verification; familiarity with Cadence design and simulation tools is a plus
Familiarity with Microsoft Excel and PowerPoint is a plus
Lab test experience is a plus
Familiarity with scripting languages is a plus

For more details, hit “apply for job”