Cadence

PHY architect for memory interface IP development for DDR, LPDDR, GDDR, HBM and HBI product lines with a focus on analog design, top level phy planning, timing/jitter and physical design.

For more & updated details, hit “Apply for job”