The job involves validation of Cadence vManager tool. The ideal candidate will be a Design Verification engineer in their penultimate year, or a recent graduate with good understanding of the design verification.


Work closely with Product Engineers and R&D on understanding feature requirements
Develop test plans and write tests based on the feature requirements
Perform unit, integration and solutions level validation
Develop & maintain regression system

For more job details, hit “Apply for job”