中文 English

Cadence

Design Engineering Intern

 

Motivated individual with academic knowledge in HW/SW codesign, PPA tradeoffs, and design optimization.

Experience with micro-architecture in Verilog RTL, behavioral model, synthesis, place & route and other Electronic Design Automation scripts to meet timing, area, and power goals.

Work closely with various HW and SW development teams.

For additional details and most recent updates, hit “Apply for job”