Searching for an intelligent, inventive, self-starting engineer interested in developing new backend flow methodologies with the Cadence EDA toolset. You will be joining a small team of capable individuals with significant visibility throughout the entire Tensilica IP group within Cadence. You have a strong understanding of all stages of placement, CTS, routing, extraction and timing signoff, with a goal of optimizing power/performance/area of complex multi-processor Tensilica subsystems. Experience with the latest process technologies and concepts (CNOD leakage, via pillars, layer promotion, etc.) a plus.

For more & updated details, hit “Apply for job”