Website
Cadence

Leader for signal/power integrity team for high speed memory DDR/LPDDR/GDDR/HBM IP development group developing advanced IP in leading edge nodes.  Oversee signal integrity, power integrity and IBIS/AMI development functions.   Lead development of reference platforms for IP test chips, boards, sockets, and packages, and reference channel models for design team and customer distribution.  Own implementation guide recommendations for routing, power integrity and package designs.  Support interaction with customers in both presales and post sales.  Choose simulation methods, flows and tools used by the team.  Collaborate with architecture, design, test and other cross functional teams.   Manage people and resources to meet project schedules and budgets.

For more/updated details, hit “Apply for job”