中文 English

Cadence

DDR IP Principal Design Engineering Position Description:
This is a unique opportunity to join the rapidly growing the DDR IP R&D Group at Cadence Design Systems. We are looking for a Principal Design Engineer who will be the main technical interface on Key Customer engagements deploying our advanced high speed DDR/GDDR solutions.

For additional details and most recent updates, hit “Apply for job”