For this role we are looking for engineers who are capable of leading the verification of a unit within a project through all phases of the design and verification flow. This includes:

Working closely with the RTL design team to develop comprehensive verification strategies
Creating and reviewing design verification documentation
Designing and implementing SystemVerilog/UVM based verification IP and testbenches


For additional details and the most recent updates, hit “Apply for job”