Cadence

The Engineer’s primary responsibility will be the RTL design and verification. Responsibilities on the design side will include function definition, micro architectural specification, design, simulation, verification, and synthesis at module and subsystem levels. With deep understanding of architecture and IP-level functions, such as communication protocols, the engineer will contribute to the definition and creation of complex SOCs.

 

For additional details and the most recent updates, hit “Apply for job”