中文 English

Infineon

Job description
Responsible for block level and chip level timing analysis.
Timing analysis of different kind of interfaces at chip level.
Work with the design and implementation teams to develop and qualify timing constraints.
Work on methodology development for timing analysis and timing closure.
Creation, enhancement and maintenance of different timing related scripts.
Work closely with the physical design engineers to resolve implementation related timing issues.

For additional details and most recent updates, hit “Apply for job”