中文 English

Infineon

Create and define verification plans in Cadence vManager
Develop verification environments for our ICs using Universal Verification Methodology (UVM)
Implement test scenarios using SystemVerilog and verify functionality using the constrained-random approach
Develop assertions in SystemVerilog for formal verification

For additional details and most recent updates, hit “Apply for job”