中文 English

Infineon

In your new role you will:

Perform verification of mixed-signal designs utilizing the Cadence Incisive Suite of tools
Generate VerilogAMS/systemVerilog models and correlate results with schematic level performance
Generate simulation workbenches and interpret the results to verify compliance with system level requirements
Verify DFT plans

and more…

For more & updated details, hit “Apply for job”