Mentor Graphics

Job Category: R&D/Software Engineering

Position Overview:

We have a creative, dynamic and highly productive small team environment and are looking for motivated, highly capable contributors to help develop advanced functional verification tools.

Your work will including developing and applying formal analysis and static verification techniques to different parts of the ASIC and FPGA design methodologies. You must understand how to apply netlist creation, traversal, analysis, simulation and formal technologies to solve problems.


Job Qualifications:

– PhD or Master and 3+ years or Bachelors and 6+ years of experience in EDA

– Expertise in the design of model checking algorithms and the application of formal verification methods

– Previous experience in building RTL synthesis or simulation products.

– Knowledge of Verilog, VHDL, System Verilog

– Strong knowledge of programming languages (C/C++, Boost, STL)

– Solid software engineering skills and discipline are required

– Knowledge of PSL or SVA assertion languages is a plus


All qualified applicants will receive consideration for employment without regard to race, sex, sexual orientation, gender expression or identity, color, religion, national origin, disability or protected veteran status