Website
Mentor Graphics

Job Duties:

This staff level engineer will have immediate responsibility for the development of leading edge high-level synthesis (HLS) technology.

Primary responsibilities will be the development of high quality software, which enables synthesis of algorithms written in C++ or SystemC to RTL VHDL/Verilog.

This position will focus on enhanced synthesis and verification techniques to target the product to make best use of upcoming FPGA and ASIC technologies and deliver efficient designs for both power and area.

The candidate will need a high level of expertise in this application area, will be expected to be a highly productive individual contributor, and will need to integrate well into the rest of the cohesive development team.

Work will be mostly in C++ on Linux platforms.