中文 English

Cadence

We are seeking a signal integrity/power integrity engineer to support the package and PCB for the DDR test chip, to analyze the signal integrity and power integrity of the DDR system, and to provide development guidelines and customer support for the latest DDR/HBM interface. The position combines the role of the signal integrity and design engineer, provides a unique opportunity to work on next generation DDR interface, and steer industry standards.

 

For additional details and most recent updates, hit “Apply for job”