中文 English

Synopsys

As a Staff Verification Engineer, you will be responsible for leading teams, developing strategies, and creating environments that assure the correctness and completeness of highly complex ASIC and FPGA devices. Armed with verification experience and applying industry-leading methods with state-of-the-art tools, you will take on the challenge of conceptualizing, planning, developing, and executing test environments that wring out even the most difficult design bugs. Exposure to a wide variety of technologies and solutions provides an endless stream of complex new and exciting verification experiences.

 

For additional details and most recent updates, hit “Apply for job”