中文 English

Synopsys

As a Senior Applications Engineer , you will contribute to making Synopsys Protocompiler tools a technical and commercial success by helping create specifications and validate the tool from customer’s perspective. In this role, you will complete responsibility of supporting the customer on all technical queries. You will examine and propose recommendations for improving the QoR of Protocompiler tools. Help customers understand features and flow by writing Application notes and SolvNet articles. Job Requirement: BE or ME with 5+ years of experience in logic design and implementation and timing using FPGAs. Excellent communication and inter-personal skills, professional attitude and desire to succeed. Exposure to Xilinx synthesis software is a plus. Scripting knowledge is desirable. Understanding of timing and verification concepts and writing test benches Should have very good hands on experience in Verilog and/or VHDL. Proven problem solving skills. Should have good experience in Synthesis, back end flow, FPGA architecture and implementing designs in hardware.

For additional details and most recent updates, hit “Apply for job”