中文 English

Synopsys

Should be strong in technical concepts, fundamentals, and good team player. The role involves daily technical interaction with local, US counter parts. He/She will be part of SNPS DDR IP implementation team and responsible for the implementation and integration of world class DDR IPs at the cutting edge technology nodes (14nm,10nm and below). Timing closure above ~2GHz, mixed signal had macro IP integration, Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job. Prior working knowledge in the DDR timing closure, implementation would be an added advantage.

For additional details and most recent updates, hit “Apply for job”