中文 English

Synopsys

Seeking a highly motivated individual, with expertise in IC design and physical implementation for a group with growth opportunities.
Responsibilities include floorplanning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, signal integrity, physical verification and DFM. The individual will contribute both on the implementation side as well as flow development for advanced technology nodes

For additional details and most recent updates, hit “Apply for job”