中文 English

Synopsys

The primary focus of this Verification Applications Engineer is to support the sale and adoption of the Synopsys Verification solution. As a Verification AE, you will be driving the effort to enable the verification methodology and solution for customers using Synopsys Verification tools. Must possess in-depth knowledge of RTL simulation and System Verilog/UVM testbench development with excellent debugging skills. You will work directly with customers to assist with the deployment of the verification tools and methodologies, resolve technical issues and provide technical training.

For additional details and most recent updates, hit “Apply for job”