中文 English

Synopsys

Preferred Experience:Work with architect in design definition and implementation
Develop and maintain design spec and micro-architecture spec
Verilog RTL development and debug
Work with verification team for test plan/strategy to meet all functional requirements and performance
Work with timing and physical team for timing closure and meet power and area goals

For additional details and most recent updates, hit “Apply for job”