中文 English

Xilinx

We are looking for a high-caliber, versatile, and enthusiastic software engineer to be part of the high-performing Vivado Simulator team within the Interactive Design Tools organization. The suitable candidate will be working on innovative features in the system level simulator that will enable Xilinx users, design complex next-generation FPGA products.

 

Vivado Simulator is a full feature compile code simulator supporting mixed-language designs including Verilog, VHDL, SystemVerilog, System-C, and UVM. The simulator has a TCL frontend, Waveform Viewer, and an integrated HDL debugger.

For additional details and most recent updates, hit “Apply for job”