中文 English

Xilinx

As part of the fullchip integration team, the candidate would be working on integrating SOC/FPGA products, integrating custom, semi-custom and PNR blocks.

 

Fullchip chip design, analysis and Methodology development at cutting edge process nodes.
Owning the Design ( schematic/layout ) generation using Virtuoso, ICC or Innovus tools, layout supervision and signing off the design for tapeout
Ability to quickly ramp up on new tools and methodologies
Interface with block owners on IP integration
Automate design flows using scripting ( Perl/Python/Tcl) is must

For more & updated details, hit “Apply for job”