中文 English

Xilinx

Xilinx SERDES team develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes. We are seeking a SERDES physical layer (PHY) design engineer to join our world-class team. The job responsibilities include the following:

RTL design of digital blocks such as calibration loops, clock-and-data recovery (CDR), equalization adaptation loops, and digital signal processing (DSP) block
Working with system architecture, verification, DFT, timing, PnR, and validation teams to perform pre-TO design sign-off and to bring up silicon
Micro-architecture:  contribute or lead to deliver power and area efficient implementations of required silicon functionality

For additional details and most recent updates, hit “Apply for job”