Xilinx Central Products Group (CPG) is looking for a Senior Design Verification Engineer, who can provide technical leadership and contribution on high speed Memory Controller IP verification.

The individual will help architect, develop and use simulation and/or formal based verification environments, at block and full chip FPGA level, to prove the functional correctness of DDR, LPDDR, HBM, RLD, and QDR, Memory Controller IP designs.

Your experience and expertise in developing advance SystemVerilog and UVM based testbench and Automation that can scale with Full-Chip will enable improved quality and execution of Xilinx’s devices.

The individual will also collaborate with Architecture, Design, and Software teams to prove that the system-level architecture requirements are met as part of Pre-Si Functional Verification.

Work includes Test Planning, testbench architecture, execution, tracking, coverage closure, and delivery to programs.

For more & updated details, hit “Apply for job”