中文 English

Xilinx

Minimum Qualification

1. in depth knowledge of LLVM

2. in depth knowledge of scheduling and binding problem

3. in depth knowledge of digital design methodology and computer architecture

4. familar with Verilog or VHDL and RTL synthesis

5. familar with how to map to FPGA

For additional details and most recent updates, hit “Apply for job”