Technical Paper Home

Architectures

• Performance Implications for Multi-Core RISC-V Systems with Dedicated Security Hardware

  Published on April 18, 2022

• Customizable FPGA-Based Hardware Accelerator for Standard Convolution Processes Empowered with Quantization Applied to LiDAR Data

  Published on April 18, 2022

• DarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors

  Published on April 12, 2022

• Nonvolatile Capacitive Crossbar Array for In-Memory Computing

  Published on March 29, 2022

• Wavelength Multiplexed Ultralow-Power Photonic Edge Computing

  Published on March 25, 2022

• Rotating neurons for all-analog implementation of cyclic reservoir computing

  Published on March 23, 2022

• E/E Architecture Synthesis: Challenges and Technologies

  Published on March 19, 2022

• The Migration of Engine ECU Software From Single-Core to Multi-Core

  Published on March 14, 2022

• Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware

  Published on March 10, 2022

• SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems

  Published on March 8, 2022
Page 41 of 44
• « First
• ‹ Previous
• 37
• 38
• 39
• 40
• 41
• 42
• 43
• 44
• Next ›