Test, Measurement & Analytics

Top Stories

Multi-die Testing In The Field Must Build On Established ...
Having a device that works at time zero is no longer a guarantee of reliability over its lifetime.
Published on July 7th, 2026 by Laura Peters

Inspection And Metrology Catching Up For High-Density Fan...
Optical methods need to comply with increasing warpage, finer RDL pitch, and trace size.
Published on July 7th, 2026 by Anne Meixner

AI Models Transform Defect Inspection And Review, But Can...
Majority of AI initiatives falter; synthetic data gaining traction due to limited real-world data.
Published on June 9th, 2026 by Laura Peters

Why Analog And Mixed-Signal Chips Resist Adaptive Test
Analog behavior is difficult to compress into simple pass/fail decisions that could reduce redundant coverage.
Published on June 9th, 2026 by Gregory Haley

Co-Packaged Optics Testing Faces Steep Data Center Ramp
Scaling to tens of millions of CPO units per year requires the industry to first settle on automated, cost-effective methods for electrical and opt...
Published on June 9th, 2026 by Anne Meixner

AI Accelerator Testing Depends On DFT Innovations
Multi-die assemblies greatly increase the number of things that can go wrong, and the difficulty of finding them.
Published on May 12th, 2026 by Laura Peters

Smart Test Collides With The Data Chain
Increasing complexity is limiting the ability of machine learning models to effectively utilize test data.
Published on May 12th, 2026 by Gregory Haley

HBM Shifts Testing Left To Preserve AI Chip Yield
Testing sooner and more often can improve quality and reduce scrap, but it's also more costly.
Published on May 12th, 2026 by Anne Meixner

What’s Failing At The Interface
In advanced packages, the interface is where problems show up, but rarely where they begin.
Published on April 7th, 2026 by Gregory Haley

AI Accelerators Usher In New Era For IC Test
The number and variety of test interfaces, coupled with increased packaging complexity, are adding a slew of new challenges.
Published on April 7th, 2026 by Laura Peters

More Top Stories »



Round Tables

Who Is Most Likely To Link Financial And Manufacturing Data?
Who is most affected by linking of financial data and why.
Published on May 8th, 2025 by Anne Meixner

Secure Handling Of Financial Data In Manufacturing
Data sharing becomes more challenging when AI and multi-die assemblies are involved.
Published on April 21st, 2025 by Anne Meixner

Chip Failures: Prevention And Responses Over Time
How to identify the causes of failures before they happen, and how latent defects and rising complexity can impact reliability and security after y...
Published on March 19th, 2025 by Ed Sperling

Optimizing DFT With AI And BiST
AI-driven automation, tighter design-test collaboration, and evolving BiST techniques are redefining DFT strategies.
Published on February 12th, 2025 by Gregory Haley

DFT At The Leading Edge
Rising complexity and heterogeneous integration are reshaping test methodologies and fault coverage, but challenges persist.
Published on January 14th, 2025 by Gregory Haley

More Roundtables »



Multimedia

Will Your Chip’s Memory Work As Expected?
How to ensure that memory is fully tested and repaired.
Published on June 22nd, 2026 by Ed Sperling

Moving Defect Detection And Classification To The Edge
Explosion in defectivity requires much faster determination of critical and non-critical defects.
Published on May 29th, 2026 by Ed Sperling

System-in-Package Challenges
Engineering considerations in multi-chiplet designs.
Published on April 23rd, 2026 by Ed Sperling

Improving Yield Through Shared Data
The case for sharing test, manufacturing, and design data.
Published on March 11th, 2026 by Ed Sperling

DFT Shifts Further Left
How multi-die assemblies are changing design for test.
Published on December 8th, 2025 by Ed Sperling

More Multimedia »



See All Posts in Test, Measurement and Analytics »

Latest Blogs

Test For The Autonomous Age

Innovation First, AI Second: Lessons From SSN And The Fut...
Human engineers created the breakthrough architecture; AI helps maximize its ...
July 13, 2026
by Marc Hutner
Intelligent Innovation

Photoluminescence Inspection Is Changing How Manufacturer...
Detecting subsurface or crystalline defects that directly impact electrical b...
July 7, 2026
by Jason Lin
Bringing AI To Scale

From Data Accumulation To Data Activation: AI-Driven Data...
Why the move to advanced packaging is reshaping how the industry collects, mo...
July 7, 2026
by Greg Prewitt
Next-Generation Test

The Test Cell Ecosystem: From Tester Performance To Produ...
Why integration and cross-domain coordination now define test outcomes.
July 7, 2026
by Denis Kang
The Human Machine Interface

From Reactive Replacement To Predictive Planning: Unlocki...
DC profiling–based analytics could reduce downtime, protect yield, and impr...
July 7, 2026
by Arik Peltz
Inspecting The Future

Microchip Manufacturing: Understanding The Semiconductor ...
The role of precision dispensing and fluid management in front and back-end p...
July 7, 2026
by Jeanine Norlin
Silicon Lifecycle Management

High-Speed Manufacturing And In-Field Scan Test Access Vi...
Enabling faster, more scalable, and lifecycle-wide testing while conserving l...
June 9, 2026
by Ash Patel
Health & Performance Monitoring

Ensuring AI Reliability: Mitigating Silent Data Corruptio...
In-chip monitoring restores trust through predictive maintenance that can ide...
May 12, 2026
by Noam Brousard
Advanced Interconnect Test

Maximize Your Revenue With High-Speed Test Performance Op...
The same wafer can generate dramatically different revenue outcomes depending...
March 10, 2026
by Jesse Ko
Surface Measurement And Analysis

Gas Analysis For A Greener Tomorrow
Simultaneous measurement of multiple gases to identify sources of air polluti...
December 10, 2024
by Antonia Eckert

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Chip Industry Week In Review
Onsemi to buy Synaptics; IBM's 7Å chip w/40% more SRAM area; 1nm MoS2 nanotubes; AI pressure points; memory updates; $250M CHIPS Act award; trade secret theft; new advanced packaging site; MEMS capacity; humanoids; earnings.
by The SE Staff

Chip Industry Week In Review
S. Korea goes All In on AI; new Dresden power fab; Intel expansion; GM secures memory supply; AI power management funding; mature-node foundry capacity; 300mm fab equipment; McKinsey's map of strategic IC supply; security threats; AI burnout.
by The SE Staff

Executive Outlook: Agentic AI’s Impact On Chip Design
Can engineers trust AI to get everything right in semiconductor design and verification?
by Ed Sperling

I/O Design Challenges Grow In AI Data Centers And HPC Clusters
Physical I/Os can be a chokepoint for high-performance chips and high-speed interconnect protocols, requiring design tradeoffs and extra reliability measures.
by Liz Allan

Data Center AI Growth Faces Challenging Bottlenecks
Will AI growth grind to a halt due to bottlenecks?
by Geoff Tate

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy