中文 English

   Special Reports

The Path To Known Good Interconnects

By: Laura Peters

Heterogenous integration depends on reliable TSVs, microbumps, vias, lines, and hybrid bonds — and time to digest all the opt...
Will Floating Point 8 Solve AI/ML Overhead?

By: Karen Heyman

Less precision equals lower power, but standards are required to make this work.
Screening For Silent Data Errors

By: Anne Meixner

More SDEs can be found using targeted electrical tests and 100% inspection, but not all of them.

 more »

Top Stories

Power Issues Causing More Respins At 7nm And Below

 Power may be the top reason why advanced chips are failing, but you have to look behind...
January 26th, 2023 By Brian Bailey

CXL Picks Up Steam In Data Centers

 Market opportunities for shared resources balloon, but verification/validation remains ...
January 26th, 2023 By Marie C. Baca

What Does 2023 Have In Store For Chip Design?

 Many variables could shape the coming year, but it is the unknowns and how we react to ...
January 26th, 2023 By Brian Bailey

Choosing The Correct High-Bandwidth Memory

 New applications require a deep understanding of the tradeoffs for different types of D...
January 25th, 2023 By Ann Mutschler

Collaboration Widens Among Big Chip Companies

 Top equipment and tools vendors see need for earlier cooperation as complexity rises fo...
January 23rd, 2023 By Ed Sperling

Ferroelectric Memories: The Middle Ground

 What is it, why is it important, and why now?
January 19th, 2023 By Katherine Derbyshire

Unknowns And Challenges In Advanced Packaging

 Promex's CEO looks at what works and what still needs to be fixed.
January 19th, 2023 By Ed Sperling

EV Architectures Evolving For Communication, Connectivity

 But consensus on the best approach remains a moving target with complex tradeoffs.
January 18th, 2023 By Marie C. Baca

Selecting The Right RISC-V Core

 Ensuring that your product contains the best RISC-V processor core is not an easy decis...
January 16th, 2023 By Brian Bailey

Design And Verification Methodologies Breaking Down

 As chips become more complex, existing tools and methodologies are stretched to the bre...
January 12th, 2023 By Brian Bailey

Growing System Complexity Drives More IP Reuse

 But managing all the pieces is becoming more difficult with increasingly disaggregated ...
January 12th, 2023 By Ann Mutschler

The Good And Bad Of Bi-Directional Charging

 Challenges, possible solutions, and some intriguing economic models.
January 11th, 2023 By Marie C. Baca and Ed Sperling

more top stories »

Latest News

Blog Review: Jan. 25

 DDR5 design considerations; design, verification language adop...
January 25th, 2023 By Jesse Allen

EDA, IP Growth Surges Again

 But not all regions show same level of strength as chip econom...
January 24th, 2023 By Ed Sperling

Week In Review: Semiconductor Manufacturing, Test

 Dutch export restrictions; Foxconn fined by Taiwan; Lithuania...
January 20th, 2023 By Karen Heyman

Week In Review: Design, Low Power

 Interoperable CDC verification; rapid signal integrity analysi...
January 20th, 2023 By Jesse Allen

more news »



Research

Research Bits: Jan. 24

 Transistor-free compute-in-memory; neuromorphic computing with...
By Jesse Allen

Research Bits: Jan. 17

 Ionic circuit for neural nets; 3D printing MEMS sensors; quant...
By Jesse Allen

Chip Industry’s Technical Paper Roundup: Jan. 17

 Hardware trojans at four process technologies; eFPGAs; RISC-V ...
By Linda Christensen

more research »



Startup Corner

Startup Funding: December 2022

 Wafer manufacturing and GPUs draw investment; 106 companies ra...
By Jesse Allen

more startups »

Videos

Multi-Die Integration

January 4th, 2023

Efficient Trace In RISC-V

December 19th, 2022

Silent Data Corruption

December 12th, 2022

Why Matter 1.0 Really Matters

December 5th, 2022

Knowledge Centers / Entities, people and technologies explored

About

Navigation

Connect With Us

Copyright ©2013-2023 SMG   |  Terms of Service  |  Privacy Policy