中文 English

Systems & Design

Top Stories

EDA Vendors Widen Use Of AI

Leveraging data across IC design flow improves time to market with more exploration of options and better optimization.

Optimization Driving Changes In Microarchitectures

New approaches emerge as demand for improved power and performance overwhelm design tools.

Containing The Explosion In Data

Designs are getting bigger, verification runs longer, and every stage of development and deployment provides valuable data — if you can find it.

Building Complex Chips That Last Longer

Experts at the Table: Using multiphysics and lots of computation to improve reliability and resiliency in advanced nodes and packages.

Analyzing Electro-Photonic Systems

Systems that contain both electrical and photonic components have to be designed as a single system, but modeling issues are slowing adoption.

New Approaches For Processor Architectures

Flexibility and customization are now critical elements for optimizing performance and power.

Modeling Chips From Atoms To Systems

The IC industry is struggling with blurring lines between different disciplines as chips are more tightly integrated with software in packages and ...

Steering The Semiconductor Industry

What does it take to get a new language, tool, or methodology established in the semiconductor industry? Disruption has rarely worked.

Designing Chips In A ‘Lawless’ Industry

Mind-boggling number of options emerge, but which is best often isn't clear.

Challenges For New AI Processor Architectures

Getting an AI seat in the data center is attracting a lot of investment, but there are huge headwinds.

More Top Stories »



Round Tables

Building Complex Chips That Last Longer

Experts at the Table: Using multiphysics and lots of computation to improve reliability and resiliency in advanced nodes and packages.

CEO Outlook: More Data, More Integration, Same Deadlines

How design is changing with the shift from homogeneous ICs to heterogeneous, multi-chip packages.

Continuing Challenges For Open-Source Verification

Is there an open-source business model that works for verification and debug?

Standards, Open Source, and Tools

EDA has been more successful creating open languages and standards rather than promoting open-source collaboration. Will this change?

New Methodologies Create New Opportunities

Does RISC-V processor verification provide common ground to develop a new verification methodology, and will that naturally lead to new and potenti...

More Roundtables »



Multimedia

Working With RISC-V

What's available, what's missing, what's next.

EDA In The Cloud

Is it technology or business models that are holding this back?

Next-Gen SerDes Roadmap

What’s new, what’s changed, and why.

Next-Gen Design Challenges

Converging workflows to deal with the intersection of rising system and scale complexity.

Better Quality RTL

How to boost efficiency in chip design.

More Multimedia »



See All Posts in System-Level Design »

Latest Blogs

Looking Past The Horizon

Using IP-XACT To Solve Design And Verification Problems

Using the IP integration standard to speed time to market and reduce costs.
October 13, 2021
What Were They Thinking

Wearables Disconnect

What can we expect to see come down the wearables runway, and what does it re...
September 23, 2021
A System Perspective

Can We Efficiently Automate 2.5/3D IC ESD Protection Veri...

How to determine appropriate electrostatic discharge robustness requirements.
Frankly Speaking

Microelectronics And The AI Revolution

Is there an industry domain leading the adoption of AI?
Embedded Customization

Why It’s The Perfect Time To Be Part Of The RISC-V ...

Industry momentum and interest in RISC-V continues to grow.
DAC Exchange

58th DAC Online Program Is Now Live

Who's talking, and what they're talking about.
August 31, 2021
Just A Formality

Easing The Burden Of Early Bug Detection

Automated formal code inspection for early detection of implementation issues.
August 26, 2021
Lost Art Of Processor Verification

RISC-V Verification: The 5 Levels Of Simulation-Based Pro...

The design freedoms of RISC-V offer developers flexibility for innovation –...
July 29, 2021
Design & Verification

Developing A Real-Time SDR System

Implementing software-defined radio by integrating a tool like GNU Radio with...
Rule The Bugs

Invent A New Way To Do Your Job

While the fundamentals of good engineering remain the same, it's worth trying...
May 27, 2021
RISC-V Design Verification

An Insider’s View Of Verifying Custom RISC-V Proces...

How RISC-V verification ecosystems support flexibility in approaching a custo...
March 15, 2021

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Software-Hardware Co-Design Becomes Real

Automatic mapping of software onto existing hardware, or using software to drive hardware design, are highly desired but very difficult.

HBM3: Big Impact On Chip Design

New levels of system performance bring new tradeoffs.

What’s Next For Transistors And Chiplets

Imec’s SVP drills down into GAA FETs, interconnects, chiplets, and 3D packaging.

PCB And IC Technologies Meet In The Middle

Surface mount technology is changing in some surprising ways.

Gearing Up For High-NA EUV

High-NA EUV scanners could cost nearly $320M each, but big foundries already are lining up.