Exploring The Security Framework Of RISC-V Architecture In Modern SoCs

In the rapidly evolving world of technology, system-on-chip (SoC) designs have become a cornerstone for various applications, from automotive and mobile devices to data centers. These complex systems integrate multiple processors, a multi-level cache hierarchy, and various subsystems that share memory and system resources. However, this open access to shared memory and resources introduces pote... » read more

Jumpstarting The Automotive Chiplet Ecosystem

The automotive industry stands on the cusp of a technological renaissance, ushering in an era where vehicles aren't just tools of transportation, but interconnected nodes within a vast network of software-defined mobility. Central to this transformation is the concept of chiplets—miniaturized, modular components that can be mixed, matched, and scaled to create powerful, application-specific i... » read more

Weak Verification Plans Lead To Project Disarray

The purpose of the verification plan, or vplan as we call it, is to capture all the verification goals needed to prove that the device works as specified. It’s a big responsibility! Getting it right means having a good blueprint for verification closure. However, getting it wrong could result in bug escapes, wasting of resources, and possibly lead to a device failing altogether. With the foc... » read more

Can Data Centers Afford To Turn Up The Heat?

Typically, when we discuss digital twin software for data centers, we highlight how engineers can use data center software to model complex thermals using physics-based simulation and find effective ways to cool IT equipment. However, there are compelling efficiency and cost-saving reasons for data center operators to actively seek to run their data centers hotter. But how can this be done wit... » read more

Unraveling PCIe 6.0 Loopback And Digital Near-End Loopback Feature

The PCIe specification has given a specific Link Training and Status State Machine (LTSSM) state named Loopback, which is intended for test and fault isolation use. Basically, it gives a mechanism that involves looping back the data that was received in the Loopback LTSSM state. The entry and exit behavior are specified, and all other details are implementation-specific. Loopback can op... » read more

Building Tomorrow’s Electronics Piece By Piece

The semiconductor landscape is undergoing a seismic shift as the demand for more powerful and energy-efficient electronic devices reaches new heights. In a recent panel discussion at CadenceLIVE Europe, featuring luminaries such as Kevork Kechichian from Arm, Paul Cunningham from Cadence, Norbert Schuhmann from Fraunhofer, Trent Uehling from NXP, Davide Rossi from the University of Bologna, an... » read more

AI For Circuit Design Quality, Productivity, And Advanced-Node Mapping

The future of circuit design, encompassing analog, RF/5G, and custom electronic circuits, is set to be revolutionized by the integration of generative AI tools. These advanced tools will not only enhance the quality of designs and boost designer productivity but also facilitate the mapping of designs from older semiconductor process nodes to more advanced nodes such as 3nm and below. This blog ... » read more

Use Tcl To Save Signals More Efficiently In AMS Simulations

Saving signal waveforms during a simulation is one of the basic ways to check the simulation results. However, with large SoC designs, it’s not always practical to save all signals during simulation, and the simulation performance might also be impacted by the number of signals being saved. Therefore, a crucial part of the simulation setup is to specify the expected and essential signals to s... » read more

The Power Of Computational Software: From Revolutionizing Chips To Cancer Research

This post is an excerpt from the keynote presentation at CadenceLIVE India, given by Nimish Modi, senior vice president and general manager of Strategy and New Ventures at Cadence. The semiconductor industry has grown significantly lately but follows a cyclical pattern marked by fluctuations. Currently, we are witnessing a macro-level correction aimed at resolving inventory imbalances. N... » read more

224G SerDes Trend and Solution

As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped out the 224G-LR SerDes PHY IP on TSMC’s 3nm process at the beginning of the year and expects the silicon to arrive soon. The IP supports 1-225Gbps data rates with excellent BER at long reach (LR). The ever-increasing bandwidth requirement in hyperscale data centers is driving the rapid growth of high-speed I/... » read more

← Older posts