Manufacturing, Packaging & Materials

Top Stories

FOPLP Gains Traction in Advanced Semiconductor Packaging

Panel-level packaging offers scalability and cost efficiency, but meeting advanced node process targets remains a formidable challenge.

New Tradeoffs In Leading-Edge Chip Design

Monolithic integration builds from the top down and the bottom up.

One Chip Vs. Many Chiplets

Challenges and options vary widely depending on markets, workloads, and economics.

Asia Government Funding Surges

Taiwan, China, South Korea, and Japan continue to foster growth, while the rest of Asia competes for foreign investment and talent.

EMEA Investments Driving Technology Specialization

Semiconductor policies, funding, and competitions are enabling industry and academia to pursue breakthroughs amidst the quest for supply chain resi...

2D Semiconductors Make Progress, But So Does Silicon

Can 2D materials be fabricated consistently at a cost that competes with silicon?

Hybrid Bonding Makes Strides Toward Manufacturability

Companies are selecting preferred flows, but the process details are changing rapidly to meet the needs of different applications.

Advanced Packaging Driving New Collaboration Across Suppl...

Rising complexity is changing the way companies engage and interact, but long-standing barriers in communication, culture, and IP protection are sl...

New Approaches To Power Decoupling

Strategic placement of decoupling capacitors and regulators is critical to keeping power stable, but no one approach is sufficient.

Monolithic Vs. Heterogeneous Integration

New processes, materials, and combinations of existing technologies will determine future directions for semiconductors.

More Top Stories »



Round Tables

One Chip Vs. Many Chiplets

Challenges and options vary widely depending on markets, workloads, and economics.

Monolithic Vs. Heterogeneous Integration

New processes, materials, and combinations of existing technologies will determine future directions for semiconductors.

Opportunities Grow For GPU Acceleration

The convergence of AI/ML and GPU advancements are creating new opportunities for faster processing.

Navigating The GPU Revolution

Potential cost and time benefits are driving GPU adoption, despite challenges.

Making Heterogeneous Integration More Predictable

Engineering teams, methods, and modeling need to be rethought. One size doesn't fit all, and defects are inevitable.

More Roundtables »



Multimedia

Emerging Technologies Driving Heterogeneous Integration

New architectures, opportunities, and challenges as chipmakers move from monolithic architectures to chiplets.

Secure Movement Of Data In Test

Why heterogeneous integration changes how data is used in manufacturing.

Challenges Of Testing Advanced Packages

Bundling more chips or chiplets increases the difficulty of thoroughly testing a device.

High-NA EUV Progress And Problems

Why it's necessary, when it's coming, and what still needs to be done.

Challenges Of Heterogeneous Integration

Cramming more features into a small space adds challenges and benefits.

More Multimedia »



See All Posts in Manufacturing, Packaging and Materials »

Latest Blogs

Meet The eBeamers

Takeaways From The 2024 SPIE Photomask Technology + EUV C...

As feature sizes shrink and device densities increase, ensuring that masks re...
December 4, 2024
Chip, Package, System

Analysis Of Multi-Chiplet Package Designs And Requirement...

UCIe helps test through a fixed shoreline, multiple redundant lanes, and miss...
November 21, 2024
Perfecting The Process

Using Dummy Patterning To Solve Etch Uniformity Problems

Layout design modification provides a technique to address etch loading effects.
November 21, 2024
Connect With SEMI

The State Of The EDA Industry In 2024

A discussion with Jay Vleeschhouwer of Griffin Securities on EDA's continued ...
November 21, 2024
Manufacturing Solutions

Tuning Design And Process For High-NA EUV Stitching

Additional process variation creates challenges at the boundary between two m...
October 24, 2024
Material Science

Multi-Tier Die Stacking Enables Efficient Manufacturing

Achieve higher integration density with collective die-to-wafer bonding.
October 24, 2024
Ramblings Of A Machine Scientist

Legacy Process Nodes Are Critical To Many Industries

Maintaining robust production capabilities for mature nodes is more important...
September 19, 2024
Heterogeneous Integration

Advanced Packaging Design For Heterogeneous Integration

Traditional chips are transforming into smaller, well-partitioned chiplets th...
April 18, 2024
IC Packaging Insights

Enabling New Functionality In Medtech And Biotech Devices

Manufacturing and packaging challenges in integrating biological technology w...
May 18, 2023

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

One Chip Vs. Many Chiplets

Challenges and options vary widely depending on markets, workloads, and economics.

FOPLP Gains Traction in Advanced Semiconductor Packaging

Panel-level packaging offers scalability and cost efficiency, but meeting advanced node process targets remains a formidable challenge.

HBM Options Increase As AI Demand Soars

But manufacturing reliable 3D DRAM stacks with good yield is complex and costly.